

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO. 8843		
09/916,509	07/30/2001	Katsuhiko Hieda	04329.2613			
7.	590 07/10/2003					
Finnegan, Henderson, Farabow Garrett & Dunner, L.L.P. 1300 I Street, N.W.			EXAMINER			
			LE, THAO X			
Washington, DC 20005-3315			ART UNIT	PAPER NUMBER		
			2814			
			DATE MAILED: 07/10/2003			

Please find below and/or attached an Office communication concerning this application or proceeding.

1.5							K/	
<u>···</u>			Application	n No.		Applicant(s)	<u></u>	
	•	09/916,50	9		HIEDA, KATSUHIKO			
Office Action Summary			Examiner	<del></del>		Art Unit		
			Thao X Le			2814		
Period fo	The MAILING DATE of this commu or Reply	nication a	appears on the	cover si	neet with the co	orrespondence	address	
THE I - Exter after - If the - If NO - Failu - Any r	ORTENED STATUTORY PERIOD MAILING DATE OF THIS COMMUNisions of time may be available under the provision SIX (6) MONTHS from the mailing date of this comperiod for reply specified above is less than thirty period for reply is specified above, the maximum reto reply within the set or extended period for reply received by the Office later than three months of patent term adjustment. See 37 CFR 1.704(b).	NICATION IS of 37 CFR Immunication. (30) days, a restatutory peri	N. 1.136(a). In no ever reply within the statu od will apply and will tute, cause the appl	nt, however story minimu I expire SIX ication to be	may a reply be time m of thirty (30) days (6) MONTHS from to come ABANDONED	ely filed will be considered tin he mailing date of this 0 (35 U.S.C. § 133).	nely. communication.	
1)⊠	Responsive to communication(s)	filed on <u>1</u>	4 May 2003 .					
2a)	This action is FINAL.	2b)⊠	This action is	non-fina	l.			
3) <u> </u>	Since this application is in condition closed in accordance with the praction of Claims						the merits is	
4)🖂	Claim(s) 1-21 and 24-45 is/are per	nding in t	he application	•				
	4a) Of the above claim(s) <u>3-21 and</u>	<i>24-34</i> is/	are withdrawn	from co	nsideration.			
5)	Claim(s) is/are allowed.							
6)⊠	Claim(s) 1,2 and 35-45 is/are reject	ted.						
7) 🗌	Claim(s) is/are objected to.							
8)□	Claim(s) are subject to restr	iction and	d/or election re	quireme	ent.			
Applicati	on Papers							
•	The specification is objected to by the				_			
10)🖾	The drawing(s) filed on 24 December		•	=				
	Applicant may not request that any of	-						
11) 📙	The proposed drawing correction file					ved by the Exam	iner.	
	If approved, corrected drawings are r	•		fice action	1.			
•	The oath or declaration is objected t	o by the	Examiner.					
•	ınder 35 U.S.C. §§ 119 and 120							
-	Acknowledgment is made of a clair		eign priority un	der 35 U	.S.C. § 119(a)	)-(d) or (f).		
a)	☑ All b) ☐ Some * c) ☐ None of:							
	1. ☐ Certified copies of the priorit							
	2. Certified copies of the priority	y docume	ents have bee	n receive	ed in Application	on No		
* 5	3. Copies of the certified copies application from the Intersee the attached detailed Office acti	national	Bureau (PCT	Rule 17.	2(a)).		al Stage	
14) 🗌 A	acknowledgment is made of a claim	for dome	estic priority ur	nder 35 U	J.S.C. § 119(e	) (to a provisior	nal application).	
а	)  The translation of the foreign late  Acknowledgment is made of a claim	anguage	provisional ap	plication	has been rece	eived.		
Attachmen	_		•					
2) 🔲 Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review ( mation Disclosure Statement(s) (PTO-1449)			5) 🔲 N		(PTO-413) Paper I atent Application (I		

U.S. Patent and Trademark Office PTO-326 (Rev. 04-01) Application/Control Number: 09/916,509

Art Unit: 2814

#### **DETAILED ACTION**

### Claim Rejections - 35 USC § 112

- 1. The following is a quotation of the first paragraph of 35 U.S.C. 112:
  - The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.
- 2. Claims 1-2 and 35-45 are rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. Recited limitations 'a thickness of the gate insulator being constant' in claims 1 and 2 is not being disclosed in the specification filed on 07/30/01.

The limitation 'a thickness of the gate insulator being <u>constant</u>' is not being considered in the following Office Action.

## Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1, 2, 35-37 and 39-45 are rejected under 35 U.S.C. 102(b) as being anticipated by US Patent 5,567,962 to Miyawaki et al.

Application/Control Number: 09/916,509

Art Unit: 2814

Regarding to claims 1, Miyawaki discloses a semiconductor device comprising a convex semiconductor layer 1016/1021, fig 17, provided on a semiconductor substrate 1012, a source region 1030, column 10 line 32, and a drain region 1017, column 9 line 59, provided in the convex semiconductor layer 1016/1021, a semiconductor region 1016 (P), fig. 14, having a impurity concentration higher than that of the channel region 1021 (P'), fig. 14, column 13 line 9-12, provided between the source and drain regions (S/D), the semiconductor region 1016 provided between the semiconductor substrate and the source region, between the semiconductor substrate and the drain region, and between the semiconductor substrate and the channel region, respectively, fig. 14, a gate electrode 1023, column 10 line 11 having side-wall gate portion column 10 line 11, provided over a side a side surface of the convex semiconductor layer, the gate electrode applying an electric field to the channel region 1021 region and the semiconductor region 1016 via a gate insulator 1022 in fig. 19 column 13 line 45, and the side-wall gate portion being offset with respect to a part of a lower portion of the source region and a part of a lower portion of the drain region, fig. 14.

Regarding to claim 2, Miyawaki discloses a semiconductor device comprising a convex semiconductor layer 1016/1021, fig 17, provided on a semiconductor substrate 1012, a source region 1030, column 10 line 32, and a drain region 1017, column 9 line 59, provided in the convex semiconductor layer 1016/1021, a semiconductor region 1016 (P), having a impurity concentration higher than that of the channel region 1021 (P), column 13 line 9-12, provided between the source and drain regions (S/D), the semiconductor region 1016 provided between the semiconductor substrate and the semiconductor substrate and the drain region, and between the semiconductor substrate and the channel region, respectively, fig.

Art Unit: 2814

14, a gate electrode 1023, column 10 line 11 having side-wall gate portion 1023, column 6 line 53-60, provided over a side a side surface of the convex semiconductor layer, the gate electrode applying an electric field effect to the channel region 1021 region via a gate insulator 122, fig. 19 column 13 line 45, and the side-wall gate portion being offset with respect to a part of a lower portion of the source region and a part of a lower portion of the drain region and a side-wall insulating film 1086 provided on a side surface of the gate electrode and the side surface of the convex semiconductor layer, fig. 25.

Regarding to claim 35, Miyawaki discloses a semiconductor device wherein a distance between the S/D regions becomes longer toward a lower portion from the upper portion of the convex semiconductor layer, fig. 24.

Regarding to claim 36, Miyawaki discloses a semiconductor device wherein the impurity concentration of the S/D region becomes lower toward a lower portion from an upper portion of the convex semiconductor layer, column 15 line 26. This is also known as LDD structure

Regarding to claim 37, Miyawaki discloses a semiconductor device wherein the sidewall gate portion is formed to portion under the S/D region along the side surface of the convex semiconductor layer, fig. 25

Regarding to claim 39, Miyawaki discloses a semiconductor device wherein a width of the convex semiconductor layer is smaller than the depth of the S/D region. The depth of S/D regions 1030/1017, fig. 11-14, would be corresponding to d<sub>1</sub> and d<sub>3</sub><d<sub>1</sub>, column 10 line 55.

Regarding to claim 40, 41, 42, Miyawaki discloses a semiconductor device wherein at least one of the S/D regions includes at least two kinds of diffusion layers 1030 and 1085, a high

Art Unit: 2814

and low concentration N<sup>+</sup> and N<sup>-</sup>, having a dense impurity concentration diffusion layer, and the convex semiconductor is electrically connected to the conductive substrate, fig 25

Regarding to claim 43, Miyawaki discloses a semiconductor device comprising a gate insulating film 1022 is made of a Si oxide, column 10, line 9.

Regarding to claim 44, 45, Miyawaki discloses a semiconductor device wherein a position of a deepest portion of the gate electrode is deeper that a position of the deepest portion of the S/D region, fig. 10, 11, 12, and 13.

### Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claim 38 is rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent 5,567,962 to Miyawaki et al.

Regarding to claim 38, Miyawaki does not disclose a semiconductor device wherein a width of the convex semiconductor layer is smaller than  $0.2~\mu m$ .

But Miyawaki discloses the width d<sub>3</sub> of the channel, column 6 line 63 and column13 line 49-51. This width would be corresponding to the width of the convex semiconductor layer. Accordingly, it would have been obvious to one of ordinary skill in art to use or combine (teaching of second reference) in the range as claimed, because it has been held that where the general conditions of the claims are discloses in the prior art,

Application/Control Number: 09/916,509

Art Unit: 2814

it is not inventive to discover the optimum or workable range by routine experimentation.

See In re Aller, 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955).

Response to Arguments

6. Applicant's arguments filed on 05/14/03 have been considered but are moot in view of

the new ground(s) of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Thao X Le whose telephone number is 703-306-0208. The

examiner can normally be reached on M-F from 8:00 AM - 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Wael M Fahmy can be reached on 703-308-4918. The fax phone numbers for the

organization where this application or proceeding is assigned are 703-308-7722 for regular

communications and 703-308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist whose telephone number is 703-308-0956.

Thao X. Le

June 24, 2003

PHAT X. CAO

Page 6

PRIMARY EXAMINER